mirror of https://github.com/openssl/openssl.git
Enable AES-GCM unroll8/unroll12 for Neoverse N3/V3
Reviewed-by: Paul Dale <ppzgs1@gmail.com> Reviewed-by: Tom Cosgrove <tom.cosgrove@arm.com> (Merged from https://github.com/openssl/openssl/pull/27112)
This commit is contained in:
parent
681528cbc4
commit
b6dceb36e8
|
@ -112,6 +112,8 @@ extern unsigned int OPENSSL_armv8_rsa_neonized;
|
|||
# define ARM_CPU_PART_N2 0xD49
|
||||
# define HISI_CPU_PART_KP920 0xD01
|
||||
# define ARM_CPU_PART_V2 0xD4F
|
||||
# define ARM_CPU_PART_N3 0xD8E
|
||||
# define ARM_CPU_PART_V3 0xD84
|
||||
|
||||
# define APPLE_CPU_PART_M1_ICESTORM 0x022
|
||||
# define APPLE_CPU_PART_M1_FIRESTORM 0x023
|
||||
|
|
|
@ -422,11 +422,14 @@ void OPENSSL_cpuid_setup(void)
|
|||
MIDR_IS_CPU_MODEL(OPENSSL_arm_midr, ARM_CPU_IMP_ARM, ARM_CPU_PART_N2) ||
|
||||
MIDR_IS_CPU_MODEL(OPENSSL_arm_midr, ARM_CPU_IMP_MICROSOFT, MICROSOFT_CPU_PART_COBALT_100) ||
|
||||
MIDR_IS_CPU_MODEL(OPENSSL_arm_midr, ARM_CPU_IMP_ARM, ARM_CPU_PART_V2) ||
|
||||
MIDR_IS_CPU_MODEL(OPENSSL_arm_midr, ARM_CPU_IMP_ARM, ARM_CPU_PART_N3) ||
|
||||
MIDR_IS_CPU_MODEL(OPENSSL_arm_midr, ARM_CPU_IMP_ARM, ARM_CPU_PART_V3) ||
|
||||
MIDR_IMPLEMENTER(OPENSSL_arm_midr) == ARM_CPU_IMP_AMPERE) &&
|
||||
(OPENSSL_armcap_P & ARMV8_SHA3))
|
||||
OPENSSL_armcap_P |= ARMV8_UNROLL8_EOR3;
|
||||
if ((MIDR_IS_CPU_MODEL(OPENSSL_arm_midr, ARM_CPU_IMP_ARM, ARM_CPU_PART_V1) ||
|
||||
MIDR_IS_CPU_MODEL(OPENSSL_arm_midr, ARM_CPU_IMP_ARM, ARM_CPU_PART_V2) ||
|
||||
MIDR_IS_CPU_MODEL(OPENSSL_arm_midr, ARM_CPU_IMP_ARM, ARM_CPU_PART_V3) ||
|
||||
MIDR_IMPLEMENTER(OPENSSL_arm_midr) == ARM_CPU_IMP_AMPERE) &&
|
||||
(OPENSSL_armcap_P & ARMV8_SHA3))
|
||||
OPENSSL_armcap_P |= ARMV8_UNROLL12_EOR3;
|
||||
|
|
Loading…
Reference in New Issue